1. Introduction {#sec1-nanomaterials-07-00286}
===============

Two-dimensional (2D) materials, such as graphene and transition-metal dischalcogenides (TMDs), have attracted tremendous interest for possible applications in transistors \[[@B1-nanomaterials-07-00286],[@B2-nanomaterials-07-00286],[@B3-nanomaterials-07-00286],[@B4-nanomaterials-07-00286]\], photodetectors \[[@B5-nanomaterials-07-00286],[@B6-nanomaterials-07-00286]\], and touch panels \[[@B7-nanomaterials-07-00286],[@B8-nanomaterials-07-00286]\] owing to their extraordinary properties. However, most efforts to date employ a 300 nm thick silicon dioxide (SiO~2~) substrate as the gate dielectric layer. This substrate is widely used is mainly because 2D materials can be readily visualized using an optical microscope due to optical interference \[[@B9-nanomaterials-07-00286],[@B10-nanomaterials-07-00286],[@B11-nanomaterials-07-00286]\]. Although they have led to many interesting scientific discoveries \[[@B12-nanomaterials-07-00286],[@B13-nanomaterials-07-00286],[@B14-nanomaterials-07-00286]\], applying 300 nm SiO~2~ substrates will greatly reduce the performance of the devices, especially the signal amplification capability, which is one of the most important parameters of contemporary integrated circuits \[[@B15-nanomaterials-07-00286],[@B16-nanomaterials-07-00286]\]. The devices fabricated on SiO~2~/Si substrates lack enough capability to regulate the Fermi surface of samples, thus requiring higher back-gate voltage \[[@B15-nanomaterials-07-00286]\]. Generally, the top-gate structure is adopted to enhance the gate capacitance of field effect transistors (FETs). However, its fabrication is challenging, as 2D materials lack dangling bonds \[[@B17-nanomaterials-07-00286],[@B18-nanomaterials-07-00286]\]. Although many alternate approaches have been demonstrated, they inevitably result in the degradation of carrier mobility \[[@B19-nanomaterials-07-00286],[@B20-nanomaterials-07-00286]\].

Previously, Liao et al. firstly reported that applying 72 nm Al~2~O~3~/Si substrates could improve the optical contrast and electrical properties of single-graphene FETs \[[@B21-nanomaterials-07-00286]\]. However, the Al~2~O~3~ film they fabricated was not well insulated since they directly attached tape onto the Al~2~O~3~/Si substrate using mechanical exfoliation \[[@B6-nanomaterials-07-00286]\]. This conventional method may damage Al~2~O~3~ films due to the strong adhesive force of the tape \[[@B21-nanomaterials-07-00286]\]. In our experiments, the deterministic transfer method was applied to transfer graphene onto an Al~2~O~3~/Si substrate to avoid this problem. In addition, the corrosion time of the HF solution was carefully controlled so that the wafer would be smoother, which was beneficial for forming a dense Al~2~O~3~ film via atomic layer deposition (ALD) growth. Accordingly, our single-layer graphene FETs, compared to those of Liao's work, achieved a greater performance. Furthermore, we systematically investigated WS~2~ FETs on an Al~2~O~3~ gating substrate, showing that this superior substrate is also suitable for other 2D materials.

2. Experimental Details {#sec2-nanomaterials-07-00286}
=======================

[Figure 1](#nanomaterials-07-00286-f001){ref-type="fig"} illustrates the fabrication process of graphene- (or WS~2~)-based FETs on Al~2~O~3~/Si substrates. Firstly, an Al~2~O~3~ film was deposited on silicon (doped n++, conductivity: 0.01--0.02 Ω·cm) wafers via the ALD technique using tri-methyl-aluminum ((CH~3~)~3~Al) and distilled water as the source (reaction temperature: 250 °C). Prior to the deposition of Al~2~O~3~, a native SiO~2~ layer was removed with a 5% (mole ratio) hydrofluoric acid (HF) solution (40 min). After the Al~2~O~3~ film was deposited, graphene (or WS~2~) was transferred onto that substrate via the deterministic transfer method \[[@B22-nanomaterials-07-00286]\] (see [Figure S1](#app1-nanomaterials-07-00286){ref-type="app"}). At last, the source and drain contacts were patterned using e-beam lithography (EHT: 10 kV, aperture size: 30 $\mathsf{\mu}$m, beam current: 217.1 pA), and 10 nm Ti/50 nm Au were deposited using e-beam evaporation (vacuum: 1 $\times$ 10^−5^ Pa, evaporation rate: Ti: 0.5 Å/s; Au: 1.5 Å/s).

The topography of the samples was characterized via atomic force microscopy (AFM, NT-MDT company, Moscow, Russia, scanning mode: Semi-contact, scanning frequency: 1.01 (Hz), scanning electron microscopy (SEM, Raith company, Dortmund, Germany) and optical microscopy (Nikon company, Tokyo, Japan). The Raman and contrast spectra were recorded with Confocal Raman Spectrometer (WiTec company, Ulm, Germany, exciting laser wavelength: 532 nm, spot size: 2 $\mathsf{\mu}$m). The thickness of the Al~2~O~3~ film was obtained with GES-5 ellipsometer (Sopra Company, Annecy, France) and calculated to be approximately 70 nm. All characterizations were conducted in ambient conditions and at room temperature (300 K). The electrical properties were measured with 4200-SCS probe system (Keithley Company, Cleveland, OH, USA).

3. Results and Discussion {#sec3-nanomaterials-07-00286}
=========================

As shown in [Figure 2](#nanomaterials-07-00286-f002){ref-type="fig"}a, the Al~2~O~3~ film is uniform over a large area (50 $\mathsf{\mu}$m $\times$ 50 $\mathsf{\mu}$m). [Figure 2](#nanomaterials-07-00286-f002){ref-type="fig"}b illustrates the height distribution of the local area, which mainly varies from 4 to 6 nm. The parameters of surface roughness are given in [Table S1](#app1-nanomaterials-07-00286){ref-type="app"}. Based on the measurements, the Si surface is extremely smooth after HF treatment. In addition, the average surface roughness of the ALD-grown Al~2~O~3~ film is 1.26 nm.

To understand the dielectric properties of the Al~2~O~3~ film, I-V characteristics were firstly measured based on metal-insulator-semiconductor (MIS) devices with Al~2~O~3~ and SiO~2~ insulating layers on silicon wafers (shown in [Figure 2](#nanomaterials-07-00286-f002){ref-type="fig"}c). When bias voltage increased to 10 V, the tunneling current of Al~2~O~3~ was only one tenth of that of SiO~2~. This indicates that the Al~2~O~3~ dielectric layer can withstand a higher gate voltage, resulting in greater modulation of the Fermi level of 2D materials. In general, the I-V characteristic of the dielectric layer can be described via Fowler--Nordheim (F--N) tunneling behavior \[[@B21-nanomaterials-07-00286],[@B23-nanomaterials-07-00286]\]:$$J = AE_{ox}^{2}\exp({{- B}/E_{ox}})$$ where *J* is current density, *E~ox~* is the electric field, and *A* and *B* are constants considering carrier effective mass and barrier height, respectively. Apparently, based on [Figure 2](#nanomaterials-07-00286-f002){ref-type="fig"}d, when the electric field is large, it is in good agreement with the theoretical model \[[@B24-nanomaterials-07-00286]\]. However, in the case of small electric fields, due to the influence of electrical noise in the environment, the experimental curve exhibits fluctuation \[[@B19-nanomaterials-07-00286]\].

Optical contrast is the difference in visual properties that enables us to distinguish an object from other objects and the background. [Figure 3](#nanomaterials-07-00286-f003){ref-type="fig"}a,b shows the optical image of graphene on SiO~2~/Si and Al~2~O~3~/Si substrates, respectively. To quantify the contrast of graphene on different substrates, the color images are converted to gray-scale images. By calculation \[[@B25-nanomaterials-07-00286]\], the absolute value of contrast intensity of graphene on the Al~2~O~3~/Si substrate (−0.12) is significantly higher than that on the SiO~2~/Si substrate (−0.05). Furthermore, from the contrast spectrum shown in [Figure 3](#nanomaterials-07-00286-f003){ref-type="fig"}c, the absolute value of the contrast on the Al~2~O~3~/Si substrate in the 450\~700 nm wavelength range is always higher than that on the SiO~2~/Si substrate. The best contrast of graphene on the Al~2~O~3~/Si substrate could be obtained with 450 nm and 550 nm illuminations. As depicted in [Figure 3](#nanomaterials-07-00286-f003){ref-type="fig"}d, the G peak and the 2D peak of graphene on the Al~2~O~3~/Si substrate experience a red-shift (8.3 cm^−1^ for G peak and 3.3 cm^−1^ for 2D peak). The Raman shift could be simplified with the harmonic oscillator model \[[@B26-nanomaterials-07-00286]\]: $\Delta k = \sqrt{\beta/m}$, where $\Delta k$ is the Raman shift, $\beta$ is the mechanical constant, and *m* is the effective mass. Because of the presence of spotted islands on the Al~2~O~3~/Si substrate, a tensile stress is formed onto graphene, which leads to a decrease in $\beta$ and subsequently the red-shift of the Raman vibration peak of graphene on the Al~2~O~3~/Si substrate \[[@B26-nanomaterials-07-00286]\].

Next, the electrical properties of graphene FETs on the Al~2~O~3~/Si substrate were studied in nitrogen. As depicted in [Figure 4](#nanomaterials-07-00286-f004){ref-type="fig"}a, the drain-source current (*I~ds~*) increases linearly in pace with the bias voltage, indicating good ohmic contact between the graphene and the electrode. The aspect ratio (*L*/*W*) of the channel is approximately 1.5, as shown in the SEM image. For better comparison among different samples, normalized *I~ds~* (=*I~ds~* $\times L/W$) was applied, which considered the influence of the aspect ratio. [Figure 4](#nanomaterials-07-00286-f004){ref-type="fig"}b shows the transfer characteristics of our devices (*V~g~* means back-gate voltage). It is obvious that the curve slope of the device on the Al~2~O~3~/Si substrate is significantly higher than that on the SiO~2~/Si substrate, indicating a greater gate regulation ability of the 70 nm Al~2~O~3~ dielectric layer. In addition, for graphene on the Al~2~O~3~/Si substrate, when the gate voltage increases from −5 to 3.6 V, the current decreases from 190 to 28.3 A, so the unit on/off ratio is evaluated to be 0.78 V^−1^. However, the unit on/off ratio for graphene on the SiO~2~/Si substrate reaches only 0.09 V^−1^. Accordingly, the magnification capability was easily estimated to increase by 8.7 times. The minimum conductance on the Al~2~O~3~/Si substrate is slightly higher than that on the SiO~2~/Si substrate, which may be due to induced impurities in the transfer process, leading to more carriers in grapheme \[[@B8-nanomaterials-07-00286]\]. For further discussion, some significant parameters of FETs are listed in [Table 1](#nanomaterials-07-00286-t001){ref-type="table"}.

The normalized transconductance *g~m~* can be extracted from the following \[[@B27-nanomaterials-07-00286]\]:$$g_{m} = \frac{dI_{ds}}{dV_{g}}\frac{L}{W}$$

The black curve in [Figure 5](#nanomaterials-07-00286-f005){ref-type="fig"}a illustrates the transconductance variation of graphene on the Al~2~O~3~/Si substrate. It can be seen that the maximum negative transconductance and maximum positive transconductance are −26.1 μS (*V~g~* = −3.1 V) and 19.4 μS (*V~g~* = 2.9 V), respectively. Compared with the maximum *g~m~* of graphene on the SiO~2~/Si substrate (2.6 μS), it can be concluded that the regulation ability of the Al~2~O~3~ dielectric layer is about 10 times that of SiO~2~, which is in accordance with previous estimations. Accordingly, the value of effective dielectric constant for Al~2~O~3~ is 9.2, which is consistent with the theoretical dielectric constant (8\~10) of the Al~2~O~3~ film grown by ALD \[[@B28-nanomaterials-07-00286]\]. The changes of the Fermi level of graphene can be fitted with the theoretical model \[[@B29-nanomaterials-07-00286]\]: $$E_{F} = hv_{F}\sqrt{\mathsf{\pi}n}/2\mathsf{\pi}q = hv_{F}\sqrt{\mathsf{\pi}\varepsilon_{0}\varepsilon(V_{g} - V_{D})/qd}/2\mathsf{\pi}q$$ where *E~F~* is the Fermi level, *n* is the induced charge amount, *h* is the Planck constant, $v_{F}$ is the Fermi speed, *q* is the elementary charge, and *V~D~* is the Dirac point. The amount of charges induced by the applied gate voltages on different substrates is shown in the inset of [Figure 5](#nanomaterials-07-00286-f005){ref-type="fig"}b. Obviously, as the thickness decreases and the dielectric constant increases, the shift of the Fermi level of graphene on the Al~2~O~3~/Si substrate is far greater than that on the SiO~2~/Si substrate. In order to evaluate the mobility of the devices, a device model was used \[[@B27-nanomaterials-07-00286]\]. The extracted carrier mobility of graphene FETs on the Al~2~O~3~/Si substrate is 6500 cm^2^ V^−1^·s^−1^, which is similar to 6780 cm^2^ V^−1^·s^−1^ of the FETs on the SiO~2~/Si substrate. The replacement of the substrate does not lead to the degradation of the transport performance of the devices. Furthermore, transfer characteristic of few-layer graphene FETs on an Al~2~O~3~/Si substrate was depicted in [Figure S4](#app1-nanomaterials-07-00286){ref-type="app"}, showing that Al~2~O~3~ gating substrate is also suitable for few-layer graphene.

We also systematically studied the electrical properties of few-layer WS~2~ on the Al~2~O~3~/Si substrate ([Figure 6](#nanomaterials-07-00286-f006){ref-type="fig"}a). The number of layers was determined by Raman and Photoluminescence spectra (see [Figure S5](#app1-nanomaterials-07-00286){ref-type="app"}). A single layer was not used because the surface states of single-layer TMDs are easily affected by the external environment in the process of device fabrication, thus losing the intrinsic property \[[@B30-nanomaterials-07-00286]\]. As [Figure 6](#nanomaterials-07-00286-f006){ref-type="fig"}b shows, the current varies nonlinearly against the change in bias voltage from −1 to 1 V. This is due to the formation of the Schottky barrier between WS~2~ and metal contact, which was widely reported in previous studies \[[@B30-nanomaterials-07-00286],[@B31-nanomaterials-07-00286],[@B32-nanomaterials-07-00286]\]. However, from the inset of [Figure 6](#nanomaterials-07-00286-f006){ref-type="fig"}b, it can be seen that the linearity is maintained fairly well under the condition of small bias voltage. Hence, the bias voltage is maintained at 0.1 V in the following test.

[Figure 6](#nanomaterials-07-00286-f006){ref-type="fig"}c illustrates the transfer characteristics of few-layer WS~2~ on different substrates, and both of them distinctly exhibit n-type behavior conduction \[[@B31-nanomaterials-07-00286]\]. When the gate voltage changes from −10 to 10 V, devices on Al~2~O~3~/Si substrates turn from the off state (2.8 pA) to the on state (2.5 μA). Therefore, the unit on/off ratio is as highly as 10^5^ V^−1^, which is far greater than that on the SiO~2~/Si substrate (1.5 × 10^3^ V^−1^). As depicted in [Figure 6](#nanomaterials-07-00286-f006){ref-type="fig"}d, the maximum transconductance (red rectangle) of few-layer WS~2~ can reach about 0.92 μS (V~g~ = 2.3 V), and the corresponding carrier mobility is calculated to be 239 cm^2^·V^−1^·s^−1^. However, as the gate voltage continues to increase, the transconductance starts to decline, indicating that the carrier mobility has reached the maximum value. Compared with the maximum transconductance of few-layer WS~2~ on the Si/SiO~2~ substrate (1.5 × 10^−2^ μS), the gate control ability was significantly improved (61.3 times). Furthermore, the Al~2~O~3~ substrate is a better alternative for other 2D materials (such as WS~2~).

4. Conclusions {#sec4-nanomaterials-07-00286}
==============

In summary, Al~2~O~3~/Si substrates are superior for the visualization of graphene and fabrication of graphene transistors. Compared with SiO~2~/Si substrates, Al~2~O~3~/Si substrates can enhance the optical contrast of graphene by up to 2.4 times. Furthermore, using the Al~2~O~3~ film as the gate dielectric, the transconductance of graphene FETs exhibited an approximately 10-fold increase. Significantly, this substrate is also more suitable for other 2D materials, such as WS~2~, and can remarkably enhance the transconductance by 61.3 times.
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![The process of fabricating graphene (or WS~2~) field effect transistors (FETs) on Al~2~O~3~/Si substrates. HF: hydrofluoric acid.](nanomaterials-07-00286-g001){#nanomaterials-07-00286-f001}

![Characterization of 70 nm Al~2~O~3~ film prepared by atomic layer deposition (ALD). (**a**) Atomic force microscopy (AFM) image and corresponding (**b**) height distribution of film surface (areas in blue dashed box). (**c**) Tunneling currents of Al~2~O~3~ and SiO~2~ films. (**d**) Flow--Nordheim (F--N) fitting curve of the metal-insulator-semiconductor (MIS) device.](nanomaterials-07-00286-g002){#nanomaterials-07-00286-f002}

![(**a**,**b**) Optical image of graphene on the SiO~2~/Si and Al~2~O~3~/Si substrates. (**c**) The contrast and (**d**) Raman spectra of graphene on SiO~2~/Si and Al~2~O~3~/Si substrates. Raw data and processing methods are shown in [Figures S2 and S3](#app1-nanomaterials-07-00286){ref-type="app"}.](nanomaterials-07-00286-g003){#nanomaterials-07-00286-f003}

![(**a**) Output characteristics of graphene FETs on the Al~2~O~3~/Si substrate at different gate voltages (−5\~10 V). The inset shows an SEM image of the device. (**b**) Transfer characteristics of graphene FETs on different substrates.](nanomaterials-07-00286-g004){#nanomaterials-07-00286-f004}

![(**a**) *g~m~*--*V~g~* curves of graphene FETs on different substrates. (**b**) *E~F~*--*V~g~* curves of graphene FETs on different substrates. The inset shows the variation tendency of the induced charge against gate voltage.](nanomaterials-07-00286-g005){#nanomaterials-07-00286-f005}

![(**a**) Three-dimensional schematic view of the few-layer WS~2~ FETs. (**b**) Output characteristics of few-layer WS~2~ on Al~2~O~3~/Si substrates in large bias and (inset) small bias voltage. (**c**) Transfer characteristics of few-layer WS~2~ FETs on different substrates. (**d**) *g*~m~--*V*~g~ curves of few-layer WS~2~ FETs on different substrates.](nanomaterials-07-00286-g006){#nanomaterials-07-00286-f006}
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###### 

Significant parameters of graphene FETs on different substrates.

              Parameters   Minimum Conductivity   Dirac Point   Maximum Trascondutance
  ----------- ------------ ---------------------- ------------- ------------------------
  Al~2~O~3~   283 μS       3.6 V                  −26.1 μS      6500 cm^2^ V^−1^·s^−1^
  SiO~2~      237 μS       18.7 V                 2.6 μS        6780 cm^2^ V^−1^·s^−1^
